Bo

2012 年からアクティブ

Followers: 0 Following: 0

メッセージ

統計

Feeds

質問

Sequential logic or combinational logic
Dear all, I have met a problem. It is that timing constraint is not satisfied when my design runs under a very high clock fre...

約13年前 | 2 件の回答 | 0

2

回答

質問

Rate transition problem using upsample,repeat or rate transition block for generating HDL code
Dear all, I wanna change the rate of a signal from slow stepsize to fast stepsize. For instance, there is a sine signal. Its ...

13年以上前 | 0 件の回答 | 0

0

回答

質問

Problem of reciprocal building block in hdl code generation
Dear all, I used a periodic signal (Ts is period) as the input signal of the reciprocal of square root building block in simu...

13年以上前 | 1 件の回答 | 0

1

回答

回答済み
Why does the Fixed Point Advisor show a Trigonometric function as unsupported when using CORDIC approximation?
I also faced this problem when I used fixed point advisor & fixed point tool. Finally, I manually defined all bit widthes so as ...

13年以上前 | 0

質問

Problem in conversion from model to VHDL/Verilog HDL
Dear all Recently, I built up a model by basic blocks and stateflow in hdllib.Functional simulation results of floating point...

13年以上前 | 1 件の回答 | 0

1

回答