photo

Pham Van Dung


Last seen: 11ヶ月 前 |  2012 年からアクティブ

Followers: 0   Following: 0

メッセージ

統計

  • Thankful Level 3
  • Revival Level 1
  • First Answer

バッジを表示

Feeds

表示方法

質問


'viterbi_modelsim.mdl' does not exist.
Dear, I tried to open command "viterbi_modelsim" in the help documents of mathwork: http://www.mathworks.com/help/hdlverifie...

10年弱 前 | 1 件の回答 | 0

1

回答

質問


Errors : algebraic loop in use HDL simulink coder
Dear friends, when i convert one Simulink block to Verilog use HDL Simulink coder, i have this problem: *_ Failed Cannot conn...

11年以上 前 | 2 件の回答 | 0

2

回答

質問


Lookup Table with > 30 dimensions(n-D Lookup Table)
Dear friends, In generaly, 1 The n-D Lookup Table has maximum n=30 dimensions. I want to implement 1 n-D Lookup Table has ...

11年以上 前 | 0 件の回答 | 0

0

回答

回答済み
How to generate synthesizable VHDL from Simulink block?
Dear, 1. We can't implement double datatype in FPGA. Tim McBrayer is right. std_logic_vector, signed, or unsigned is support ...

12年弱 前 | 0

質問


How to creat many HDL blocks at one time
Dear my friends! I have a question need your helpings! I have 3 simulink blocks, and i want to convert them to verilog code, ...

12年弱 前 | 1 件の回答 | 0

1

回答

質問


Error beetween two methods: Simulink and Verilog(after convert by HDL coder)
Dear My friends! Now i have some problems in HDL simulink coder that need your helping. When i convert my code from simulink...

12年弱 前 | 1 件の回答 | 0

1

回答

回答済み
How to test the HDL coder generated code with Modelsim?
Chao Nam, hien tai minh cung dang nghien cuu ve HDL coder, co gi lien he voi minh nhe, dungdkt27@gmail.com

12年弱 前 | 0

質問


Simulink HDL coder Results compare
Dear my friend, I have a simulink subsystem that have one Gain block inside. I used HDL Simulink Coder to convert to verilog ...

12年弱 前 | 1 件の回答 | 0

1

回答

質問


About HDL simulink coder for StateFlow
Dear friends, I have a Stateflow subsystem that i have used a event.The event is a trigger input with frequency = 400ns( I used...

約12年 前 | 1 件の回答 | 0

1

回答

質問


About HDL simulink coder
Dear friends, I have an error when I try to convert StateFlow Block to Verilog: _* Failed network:propagateClockRate:ratesDon...

約12年 前 | 2 件の回答 | 0

2

回答

質問


about error in stateflow
dear, when i implement stateflow in block to mult or add signals in stateflow, i have this error: _Cannot solve algebraic ...

12年以上 前 | 1 件の回答 | 0

1

回答

質問


about HDL supported libraries
Dear, I have a problem in Simulink HDL Coder : Can i extend the supported HDL library of Simulink HDL Coder Tools? And if i ...

12年以上 前 | 1 件の回答 | 0

1

回答

質問


Creat Signal in Simulink
Dear, I have a signal that i have saved in my workspace with the name is Matlab.mat This is my result of the previous simul...

12年以上 前 | 2 件の回答 | 0

2

回答

質問


Truth table in staflow
Dear, I have a problem when i want to define a Underspecified Truth Table like: <http://www.mediafire.com/myfiles.php> Than...

13年弱 前 | 0 件の回答 | 0

0

回答

質問


HDL simulinks coder support
Dear friends, I have a problem MATLAB Function. How do I generate HDL Code for my MATLAB Function in Simulink HDL Coder (R2011b)...

13年弱 前 | 2 件の回答 | 0

2

回答

質問


HDL simulinks coder error
Dear Tim McBrayer, When I tried to convert my Simulink file to VHDL code and I used HDL Workflow Advisor, but in step 3.2: Ge...

13年弱 前 | 1 件の回答 | 0

1

回答

質問


HDL simulinks coder about
Dear friends, I have a problem MATLAB Function. How do I generate HDL Code for my MATLAB Function in Simulink HDL Coder (R2011...

13年弱 前 | 1 件の回答 | 0

1

回答