Community Profile

photo

Grégory SEABRA


ASSYSTEM

2015 以来アクティブ

Statistics

  • Thankful Level 1

バッジを表示

Content Feed

表示方法

質問


[HDL Coder] How to keep subsystems port names when applying input/output pipelining
Hello, I am currently developping a control algorithm which will be implemented inside a Xilinx Spartan6 FPGA. I generate the...

6年以上 前 | 1 件の回答 | 0

1

回答

質問


HDL Coder Workflow Advisor timing analysis
Hello! I am currently working on a project for which my task is to develop a control algorithm for a power converter. This alg...

7年弱 前 | 1 件の回答 | 0

1

回答