HDL Coder Generated Verilog program is not able to load in the Candence software
古いコメントを表示
1. Any specific steps we need to follow to use the HDL coder generated verilog code in Candence software?
回答 (1 件)
Tim McBrayer
2013 年 3 月 12 日
0 投票
There are no different steps than you would need with handwritten Verilog. You can also configure HDL Coder to emit suitable Verilog compilation and simulation scripts that Cadence Incisive can use.
カテゴリ
ヘルプ センター および File Exchange で AMD FPGA and SoC Devices についてさらに検索
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!