Using Unit Delays in triggered Subsystems for HDL Codegeneration

2 ビュー (過去 30 日間)
Alexander Kiermayer
Alexander Kiermayer 2017 年 10 月 11 日
回答済み: Alexander Kiermayer 2017 年 10 月 19 日
Hi,
i'm having some Unit Delays in a Triggered Subsystem. When generating VHDL Code using Mathworks HDL Coder I get the following error:
Error: Cannot find valid sample time for clock request from block. Please ensure that the block has a valid discrete sample time.
The only valid value for the sampletime is '-1', which i have set. This error occurs in R2017b, in R2015b it is working.
How can i get this working again?
Best Regards, Alexander Kiermayer

サインインしてこの質問に回答する。

採用された回答

Alexander Kiermayer
Alexander Kiermayer 2017 年 10 月 19 日
I solved the problem. I had a Limited Counter for triggering the subsystem. After replacing it by an HDL counter, everything is fine

その他の回答 (1 件)

Tim McBrayer
Tim McBrayer 2017 年 10 月 13 日
This should work fine, and does in a small test I just tried. Can you open a customer support case so that this may be further investigated?

カテゴリ

Help Center および File Exchange で Model Compatibility Checks についてさらに検索

タグ

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by