フィルターのクリア

Download bit file to Zynq from HDL Coder

4 ビュー (過去 30 日間)
Brent  Jarvis
Brent Jarvis 2017 年 4 月 28 日
コメント済み: zhouwb02 2021 年 1 月 8 日
Hi,
I am working with HDL Coder. How can I deploy a previously generated bitfile to my ZC706 once I have generated the code using HDL Coder. For some reason it seems like I need to rebuild the bitstream in the HDL Coder Workflow in order to re-deploy the bitfile. Can you help with this?
For instance, I power cycle the Zynq board edit my ARM code and then want to redeploy the same bitfile to the Zynq chip.
Thanks,

採用された回答

Tao Jia
Tao Jia 2017 年 5 月 5 日
編集済み: Tao Jia 2017 年 5 月 5 日
If you know the location of your FPGA programming file, you can always use Vivado to program the FPGA. Also, there is a MATLAB utility function that can do this - run "help filProgramFPGA" in MATLAB to check it out.
Hope this helps, Tao
  2 件のコメント
Brent  Jarvis
Brent Jarvis 2017 年 6 月 6 日
編集済み: Brent Jarvis 2017 年 6 月 6 日
I have begun using Vivado for this task. Thanks for the suggestion. After using the toolchain a bit more, I have realized Vivado will play a big part while implementing and deploying code/bitstreams.
zhouwb02
zhouwb02 2021 年 1 月 8 日
From the filProgramFPGA help,
filProgramFPGA('Xilinx Vivado', PROGRAMFILE,CHAINPOSITION)
programs Xilinx FPGA at JTAG chain position CHAINPOSITION using the
programming file PROGRAMFILE and Xilinx Vivado tool.
How to define the CHAINPOSITION value?

サインインしてコメントする。

その他の回答 (0 件)

製品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by