Ragarding the custom IP core generation using xilinx system generator
1 回表示 (過去 30 日間)
古いコメントを表示
Hi there,
I have designed an up counter (counts from 0 to 10) using the system generator design flow. I exported the design as IP catalog and integrated the processor with the core and developed a software application to display the counter values.
But when i display the count values, the outputs are random values from 0 to 10. I am not able to figure out what's going wrong? Can anyone please help on this?
Thanks in advance..
(i have attached images below for better understanding)
regards shashi
0 件のコメント
回答 (0 件)
参考
カテゴリ
Help Center および File Exchange で Communications Toolbox についてさらに検索
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!