Tool boxes required to generate IP CORE from SIMULINK
古いコメントを表示
Hello,
I saw an video (Create simple "Add" Block, and generate RTL by HDL Coder in Simulink [HDL coder + Zynq Project]) which clearly shows that we can generate IP CORE from Simulink. Apart from the products MATLAB and Simulink, what are the other toolboxes that are required to generate an IP CORE using this workflow (to port on Zynq FPGA)?
Thanks
Pankaja
採用された回答
その他の回答 (0 件)
カテゴリ
ヘルプ センター および File Exchange で AMD FPGA and SoC Devices についてさらに検索
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!