回答済み
Assertion failed: B:\matlab\src\cgir_hdl\pir_backend\SubsystemLowering.cpp:1189:triggerRate != -1
This example is not compatible with HDL Code Generation. Reaching to the development team for suggestions on HDL Coder compatibl...

4年以上前 | 1

回答済み
matlab hdl coder error
See detailed examples of how to perform HDL Code Generation from MATLAB — Examples

4年以上前 | 0

回答済み
How to build a model that is efficient for HDL conversion?
DVB-S2 HDL PL Header Recovery This example shows how to implement DVB-S2 time, frequency, and phase synchronization and PL head...

4年以上前 | 1

回答済み
Simulink model not editable
This example shows how to implement a QPSK transmitter and receiver in Simulink® that is optimized for HDL code generation and h...

4年以上前 | 0

回答済み
HDL Coversion of Simulink code
HDL QPSK Transmitter and Receiver This example shows how to implement a QPSK transmitter and receiver in Simulink® that is opti...

4年以上前 | 0

回答済み
how to convert matlab code in VHDL ? which tool boxes to download?
You need to partition the MATLAB code into design and testbench files and create a HDL Coder project. Try a sample MATLAB to HD...

4年以上前 | 0

| 採用済み

回答済み
How i can import an existing IP Core in Vivado in Simulink as block?
These links show how to integrate custom RTL code into a model targeted for HDL code generation using HDL Coder https://www.mat...

4年以上前 | 0

回答済み
HDL coder fails generating wavelet denoise function
Support for C/C++ code generation exists for wdenoise. I have reported the HDL Code Generation request for this function to dev...

4年以上前 | 0

回答済み
Using std_logic_vector(0 downto 0) in HDL Coder
Unfortunately this coding style switch is not currently available. I have communicated this request with the development team. ...

4年以上前 | 0

回答済み
error in dlhdl.buildProcessor(hPCNew) step
Can you share the version of MATLAB you are using?

4年以上前 | 1

回答済み
Explanation of "Assertion failed port already connected to signal error" when generating using HDL Coder?
We are unable to reproduce the issue on our end with the attached models. Please reach out to support for additional help on thi...

4年以上前 | 0

回答済み
how to create bit from image to feed as input to xilinx multiplier block in system generator
Check this example on how to convert a frame to a sample and feed the sample into FPGA >> mlhdlc_demo_setup('heq')

4年以上前 | 0

回答済み
Unable to create project in xilinx vivado 2015.2 from simulink using hdl workflow adviser,Getting error [12-172],how can get pass this?
https://www.mathworks.com/help/hdlcoder/ug/using-ip-core-generation-from-matlab.html Generate Custom HDL IP Core for Blinking L...

4年以上前 | 0

回答済み
hdl coder IO buffer error
Answering the question without access to the model or the full context here. You could consider enabling the resource utiliza...

4年以上前 | 1

| 採用済み

回答済み
HDL Coder removes I/Os of a model reference when they are terminated inside the model reference
Remove Redundant Logic and Unused Blocks in Generated HDL Code https://www.mathworks.com/help/hdlcoder/ug/remove-redundant-lo...

4年以上前 | 0

回答済み
Generate HDL Code for Simscape Models
The model does not show failures in HDL Coder R2020a and R2020b releases. Can you please sure additional information or reach o...

4年以上前 | 0

回答済み
Inferring RAM zero index issue
Can you MATLAB code (dut.m) and a Testbench (dut_tb.m) and the project file with MATLAB to HDL codegen settings? This example...

4年以上前 | 0

回答済み
Explanation of "Assertion failed port already connected to signal error" when generating using HDL Coder?
This is an unexpected internal error. Reported to the development team. Can you let us know what version of MATLAB / HDL Coder...

4年以上前 | 0

| 採用済み

回答済み
Generate HDL Code for Simscape Models
Can you share your Simscape model?

4年以上前 | 0

回答済み
Generating HDL from a Random Number Generator
The mask on the uniform generator has sample time and seed parameters. The uniform generator produces uint32 ...

4年以上前 | 1

| 採用済み

質問

Generating HDL from a Random Number Generator
How do I model Random Number Generator suitable for HDL Coder?

4年以上前 | 1 件の回答 | 0

1

回答

回答済み
Multiple outputs from HDL block in simulink
https://www.mathworks.com/help/hdlcoder/ug/getting-started-with-axi4-stream-interface-in-zynq-workflow.html Getting Started wit...

4年以上前 | 0

回答済み
Activation Network Connection Failed in Hardware Setup
Contact support@mathworks.com with reproduction steps.

4年以上前 | 0

回答済み
Multiple outputs from HDL block in simulink
Can you share your model? Thanks

4年以上前 | 0

回答済み
How do you make D-FF for HDL coders in simulink?
Hardware Modeling with MATLAB Code MATLAB® design and test bench guidelines for HDL code generation Model for HDL Code Gener...

4年以上前 | 0

回答済み
HDL code for 'findpeak' function
please find attached a pulse detector example. You can find a similar thread here.

4年以上前 | 0

回答済み
POW2(A) is not supported when A is a FI object.
You are using Variable dimensions and the coding style is not suitable for HDL Code generation or FPGA/ASIC synthesis. Few...

5年弱前 | 0

回答済み
POW2(A) is not supported when A is a FI object.
Please share your design.m and testbench.m and MATLAB to HDL project file. Thanks

5年弱前 | 0

回答済み
Error while using HDL coder
Thanks for sharing the reproduction steps. Classes in MATLAB are not supported for fixed-point conversion. The cryptic error a...

5年弱前 | 1

回答済み
want to convert my simulink model to VHDL using HDL workflow advisor
Does pulse detection example from his thread give you some clues on your approach the problem? https://www.mathworks.com/matlab...

5年弱前 | 0