File Exchange

image thumbnail

VLSI Architecture of Parallel Multiplier-Radix 2 Algorithm

version 1.0.2 (9.09 KB) by INDRANIL SAAKI
Indranil Saaki

8 Downloads

Updated 13 Mar 2020

View License

With the recent rapid advances in Low Orbit(GPS) communication systems, real-time signal processing like audio signal processing, video/image processing, or large-capacity data processing are increasingly being demanded. The multiplier and multiplier-and-accumulator (MAC) are the essential elements of the digital signal processing such as filtering, convolution, transformations and Inner products. There are different entities that one would like to optimize when designing a VLSI circuit. These entities can often not be optimized simultaneously, only improve one entity at the expense of one or more others The design of an efficient integrated circuit in terms of power, area, and speed simultaneously, has become a very challenging problem. Power dissipation is recognized as a critical parameter in modern the objective of a good multiplier is to provide a physically compact, good speed and low power consuming chip.
This project proposes a new architecture of multiplier-and-accumulator (MAC) for high speed and low-power by adopting the new SPST implementing approach. This multiplier is designed by equipping the Spurious Power Suppression Technique (SPST) on a modified Booth encoder which is controlled by a detection unit using an AND gate. The modified booth encoder will reduce the number of partial products generated by a factor of 2. The SPST adder will avoid the unwanted addition and thus minimize the switching power dissipation. By combining multiplication with accumulation and devising a low power equipped carry save adder (CSA), the performance was improved.
In this project we used Modelsim and MATLAB for logical verification, and further synthesizing it on Xilinx-ISE tool using target technology and performing placing & routing operation for system verification on targeted FPGA with MATLAB Software.

Cite As

INDRANIL SAAKI (2020). VLSI Architecture of Parallel Multiplier-Radix 2 Algorithm (https://www.mathworks.com/matlabcentral/fileexchange/73460-vlsi-architecture-of-parallel-multiplier-radix-2-algorithm), MATLAB Central File Exchange. Retrieved .

Comments and Ratings (0)

Updates

1.0.2

Non-Profit Organization

1.0.1

Updated Synthesis Results of Multiplier

MATLAB Release Compatibility
Created with R2019b
Compatible with any release
Platform Compatibility
Windows macOS Linux