Implementation of a SystemVerilog block in a Simulink simulation

1 回表示 (過去 30 日間)
Tom Urkin
Tom Urkin 2021 年 3 月 11 日
回答済み: Kiran Kintali 2021 年 3 月 13 日
Hello all,
I have a synthesizable SV module that has been tested on an FPGA and as a part of a fabricated IC.
I would like to use this block in a Simulink simulation.
Would appriciate any help\thoughts since I could not find any relevant material online.
Thanks,
Tom

サインインしてこの質問に回答する。

回答 (1 件)

Kiran Kintali
Kiran Kintali 2021 年 3 月 13 日
https://www.mathworks.com/help/hdlverifier/matlab-cosimulation.html
Consider using cosimulation feature.
You can also integrate customer HDL Code in MATLAB using blackbox features in HDL Coder
https://www.mathworks.com/help/hdlcoder/ref/hdl.blackbox-system-object.html

カテゴリ

Help Center および File Exchange で HDL Coder についてさらに検索

タグ

製品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by