

AUTOMATED INTEGRATION OF SIMULINK MODELS INTO VIRTUAL PLATFORMS

ANDREAS MAUDERER
ROBERT BOSCH GMBH – AUTOMOTIVE ELECTRONICS

ALEXANDER SCHREIBER
THE MATHWORKS GMBH


MATLAB EXPO
JUNE 27TH, 2017
MUNICH, GERMANY




This work has been funded by the German Federal Ministry for Education and Research (BMBF) under the grant 01IS13022A (project Effektiv). The content of this publication lies within the responsibility of the authors.



Agenda




Agenda



Integration of Simulink Models into Virtual Platforms


Automotive Mixed-Signal ASICs

- ▶ Bosch accelerates progress of automotive technology with continued innovations like ESP or autonomous driving solutions
- ▶ Integral part for these solutions are automotive sensors
- ▶ Example: Inertial sensor system for ESP




Integration of Simulink Models into Virtual Platforms


Automotive Mixed-Signal ASICs



- ▶ Heterogeneous SoC:
 - ▶ Analog Hardware
 - ▶ Digital Non-Programmable Hardware
 - ▶ Processors



- ▶ System-in-Package (SiP)




Source: Karsten Funk

- ▶ Sensor

Integration of Simulink Models into Virtual Platforms


Sensor ASIC – Architecture Example

- ▶ Signal path for sensor signal processing
- ▶ General Purpose Processor (GPP) subsystem for
 - ▶ safety monitoring
 - ▶ communication protocols
 - ▶ etc.
- ▶ Several interfaces
- ▶ On-Chip Architecture




Integration of Simulink Models into Virtual Platforms


Sensor ASIC – Signal Path Example



Agenda




Agenda



Integration of Simulink Models into Virtual Platforms


Current Workflow - IP-XACT-Centric Tool Environment

- ▶ IP-XACT description as single source
- ▶ Generation of various design, test and documentation outputs
- ▶ Ensures consistency throughout the whole design flow



Integration of Simulink Models into Virtual Platforms

Current Workflow - IP-XACT-Centric VP Generation




- ▶ Description of architecture and register interfaces in IP-XACT
- ▶ Automated generation of VP architectures and TLM register interfaces
- ▶ Signal processing algorithm design using Model-Based Design
- ▶ Manual behavioural description of control- and signal-flow oriented designs

Integration of Simulink Models into Virtual Platforms

Architecture Design - Magillem[®] IP-XACT Packager (MIP)


- ▶ Design of On-Chip Architecture in Magillem[®] IP-XACT Packager
- ▶ Saved as IP-XACT Design description



Integration of Simulink Models into Virtual Platforms

Register Interface Design - Magillem[®] Register View (MRV)


- ▶ Design of register interfaces in Magillem[®] Register View
- ▶ Saved as IP-XACT Component description



Integration of Simulink Models into Virtual Platforms

Current Workflow - IP-XACT-Centric VP Generation


- ▶ Automated generation of VP architectures and TLM register interfaces



Integration of Simulink Models into Virtual Platforms

Virtual Platforms (VP)


- ▶ SoC architecture-centric
- ▶ Highspeed pre-silicon development environment
- ▶ Abstracting communication interfaces through Transaction Level Modelling (TLM)
- ▶ Benefits
 - ▶ SoC concept validation and architectural exploration
 - ▶ Concurrent SW and HW development
 - ▶ Validation of HW/SW interfaces
 - ▶ Optimization of SW



Integration of Simulink Models into Virtual Platforms


Current Workflow - IP-XACT-Centric VP Generation

- ▶ Signal processing algorithm design using Model-Based Design



Integration of Simulink Models into Virtual Platforms

Model-Based Design (MBD)




- ▶ Algorithm-centric
- ▶ Signal flow-oriented multi-domain simulation
 - ▶ Differential equation, transfer function, physical network level
 - ▶ Time-continuous, time-discrete
 - ▶ Value-continuous, value-discrete
- ▶ Benefits
 - ▶ Mathematical algorithm design
 - ▶ Early verification of its functional correctness and performance in its environment
 - ▶ Implementation through automatic code generation

Integration of Simulink Models into Virtual Platforms

Example: Lowpass Filter Design with DSP System Toolbox™


Specification:

- ▶ Filter response: FIR
- ▶ Design Method: Equiripple
- ▶ 6dB-cutoff frequency: 0.25
- ▶ Stopband attenuation: 60 dB
- ▶ Passband ripple: 1 dB





Integration of Simulink Models into Virtual Platforms



Signal-Flow-based Simulation with Simulink®



Time domain:




Frequency domain:



Integration of Simulink Models into Virtual Platforms

Gap Analysis



► Benefits of Model-Based Design

- Verified algorithm meeting signal processing characteristics

► Workflow Gap


- Manual behavioural description of algorithm
- Manual integration into SystemC TLM wrapper

► Potential Issue

- Mismatch between manual behavioural description and implementation

Integration of Simulink Models into Virtual Platforms


Gap Analysis




Solution:

- ▶ Automatic generation of SystemC TLM component
 - ▶ Behavioural algorithmic model
 - ▶ Integration in SystemC TLM wrapper
- ▶ IP-XACT register definition as input
- ▶ Support of SCML register

Agenda




Agenda



Integration of Simulink Models into Virtual Platforms


Algorithm Design & Model Generation



- ▶ Extended Model-Based Design Workflow
 - ▶ Model Generation
 - ▶ Additional code generation targets
 - ▶ Virtual platforms (e.g. SystemC TLM 2.0)
 - ▶ Verification environments (e.g. SystemVerilog DPI-C)
- ▶ Benefits
 - ▶ Integrated, automated workflow
 - ▶ Functional equivalence between ..
 - Algorithm design
 - Virtual Platform model
 - Algorithm implementation

Integration of Simulink Models into Virtual Platforms

Algorithm Design & Model Generation



► Algorithm Design


- Mathematical representation
- Multi-domain simulation environment
 - Early algorithm verification within its environment

► Model Generation

- Automatic code generation (SystemC TLM)
- IP-XACT register description as input
- Behavioural description integrated in SystemC TLM wrapper
- Self-testing SystemC TLM testbench
- IP-XACT register description as output

Integration of Simulink Models into Virtual Platforms

Model Generation - IP-XACT Register Mapping (I/O, Parameters)



SCML Register Support


Input: IP-XACT Register Mapping

```
87 <spirit:memoryMap>
88 <spirit:name>memorymap_bus</spirit:name>
89 <spirit:addressBlock>
90 <spirit:name>BusInterface_AddressBlock</spirit:name>
91 <spirit:baseAddress spirit:id="subsystem_tlm_base_address_output"
92 <spirit:range spirit:resolve="immediate">0x100</spirit:range>
93 <spirit:width>64</spirit:width>
94 <spirit:usage>register</spirit:usage>
95 <spirit:register>
96 <spirit:name>ACC1_Out</spirit:name>
97 <spirit:addressOffset>0x00</spirit:addressOffset>
98 <spirit:access>read_only</spirit:access>
99 <spirit:reset>
100 <spirit:value>0x00</spirit:value>
101 </spirit:reset>
102 </spirit:register>
103 <spirit:parameter>
104 <spirit:name>MwMapOutput</spirit:name>
105 <spirit:value>sym_Hlp4</spirit:value>
106 </spirit:parameter>
107 </spirit:register>
108 </spirit:register>
109
```

Interface mapping between IP-XACT and Simulink


Integration of Simulink Models into Virtual Platforms

Model Generation - SystemC TLM/SCML Adaptor Architecture



Integration of Simulink Models into Virtual Platforms

Integration and Simulation - Manual Import of SystemC Module



Integration of Simulink Models into Virtual Platforms

Integration and Simulation - SystemC Module in Synopsys® Virtualizer™

The screenshot displays the Synopsys Virtualizer interface for a hardware design. The main workspace shows a block diagram with components like ACC_Sensor, GPP, RAM, ROM, PS, CAN, and SPI connected to buses (uc_Bus, peripheral_Bus). A 'Signal_Path' block is highlighted with a red box. The left sidebar shows a library of components, and the right sidebar shows the design hierarchy. The bottom panel shows the parameters for the 'Signal_Path' block.

Name	Value	Configuration	Visibility	Editability
Block properties				
- Name	Signal_Path			
Constructor Arguments				
- DefaultTiming	mw_backdoorcfg_IF::TIMED Default		- Visible	- Until Simulation Start


Integration of Simulink Models into Virtual Platforms

Integration and Simulation – Simulation in Synopsys® VPEXplorer


The screenshot displays the Synopsys VPEXplorer interface during a simulation. The Design Hierarchy on the left shows the system structure, with the 'Signal_Path' component highlighted. The Chart View in the center shows four signal waveforms: ACC_1_In_sig, ACC_1_Out_sig, ACC_2_In_sig, and ACC_2_Out_sig. The Console window at the bottom shows SystemC events, including a 'begin_of_time_step' event.

Full Name	Notify ...	Notified (T)	Expected (T)	Notif...	Trigg...	Call Stack
/HARDWARE/ACC_Sensor/writeProcess_timeout_ev...	NONE	0:00:00.999 000 000 000		5000	5000	<input type="checkbox"/> trace
/HARDWARE/CAN/event_0	NONE			0	0	<input type="checkbox"/> trace
/HARDWARE/CAN/event_1	NONE			0	0	<input type="checkbox"/> trace
/HARDWARE/CAN/event_10	NONE			0	0	<input type="checkbox"/> trace
/HARDWARE/CAN/event_2	NONE			0	0	<input type="checkbox"/> trace

Agenda




Agenda



Integration of Simulink Models into Virtual Platforms

Summary – Bosch Workflow



Integration of Simulink Models into Virtual Platforms

Summary & Conclusion

- ▶ Developed method:
Automated integration of Simulink signal processing behaviour modules into Virtual Platforms
- ▶ Generated artefacts:
 - ▶ Functional core
 - ▶ SystemC TLM2.0 Wrapper with SCML registers based on IP-XACT description
 - ▶ Code connecting wrapper and functional core
- ▶ Benefits:
 - ▶ Increase of efficiency for integration signal processing behaviour into VPs
 - ▶ Earlier availability of functional VPs of signal processing ASICs
 - ▶ Inherent consistency between Simulink model and VP

Integration of Simulink Models into Virtual Platforms

Trademark Attribution

- ▶ Accelera, SystemC and IP-XACT are trademarks of Accellera Systems Initiative Inc.
- ▶ BOSCH is a trademark of Robert Bosch GmbH.
- ▶ IEEE and IEEE 1685: IP-XACT are registered trademarks or trademarks of IEEE.
- ▶ Magillem is a registered trademark of Magillem S.A.
- ▶ MathWorks, MATLAB, Simulink, Stateflow, DSP System Toolbox, Simulink Coder, Embedded Coder, HDL Coder and HDL Verifier are trademarks or registered trademarks of The MathWorks Inc.
- ▶ Oracle and Java are registered trademarks of Oracle and/or its affiliates.
- ▶ Synopsys, Virtualizer, Platform Architect and VCS are trademarks or registered trademarks of Synopsys Inc.
- ▶ Other product or brand names may be trademarks or registered trademarks of their respective holders.

THANK
YOU